

Cross-Chapter Handout: Tang Nano Board Roster (Operator + Pedagogical Reference)

832 words · ~4 min read

Scope. Canonical naming convention for the physical Tang Nano boards in the project's hardware-debug rotation. Resolves the "which board was that again?" problem when more than one board is plugged in simultaneously to the dev-rig.

Captured. 2026-05-01 firing #67 (session `virtus-academy-20260501-0728`) per Jon Signal decision ~08:24 ET.

Discipline. Every Tang Nano reference in code / commits / docs / Signal traffic uses `Board A` / `Board B` / `Board N` going forward. **No more "the one on the right" / "the new one" / "the original."** Atoms-side, physical labels (sharpie, tape) match this roster.

Current roster (live state. Update with each board addition / swap)

Slot	Position on redbook	First plugged in	USB enumeration	FTDI EEPROM serial
Board A	RIGHT	(in service pre-2026-05-01)	Bus 3 / Device 027 (port 3-3)	SIPEED_USB_Debugger_2025030317
Board B	LEFT	2026-05-01 ~07:30 ET	UNKNOWN as of firing #70. See correction note below	SIPEED_USB_Debugger_2025030317 (collides)

Correction note. Firing #70 (2026-05-01 ~09:08 ET)

The roster row for Board B previously read "Bus 3 / Device 029". That was wrong. Per Jon Signal ~09:05 ET clarification, Bus 3 / Device 029 (port 3-1) on redbook is actually a **Sipeed USB-JTAG-UART dongle attached to the Ultra96**, NOT Board B. The LiteX shell traffic that initially appeared on `/dev/ttyUSB3` during R-UART-1 first-validate run was Ultra96's UART output via that dongle (Ultra96 has been running LiteX-VexRiscv for days).

Where Board B's USB enumeration currently sits is **unknown**. Pending Jon physical check. Working hypothesis: Jon may have unplugged Board B from redbook (possibly when grabbing the SD card to insert into Board A), and it's currently powered down. Roster will be updated when Jon confirms.

FTDI EEPROM serial collision (Sipeed-shipped, identical across boards). Host-side disambiguation by `--ftdi-serial` is **NOT** available out of the box. Resolve via:

- USB enumeration order (`--busdev-num 3:027` vs `3:029`). **current canonical disambiguation**, but enumeration order can drift across reboots / unplug-replug
- `ftdi_eeprom` reprogram (deepest fix; permanent until re-flashed). **planned post-toolchain-fix** as canonical lab-rig hygiene step

Naming policy

1. **First board in service** is **A**. Subsequent boards are **B**, **C**, ... in order of first-plug-in.
2. **Order is permanent**, even if boards physically swap positions or get swapped USB cables, the canonical name follows the original FT232H chip (use FTDI EEPROM serial reprogram + label-tape to lock).
3. **Each commit / Signal turn / doc reference** uses the letter. Never "right one" / "new one" / "the one Jon plugged in."
4. **Physical label** (sharpie or color-coded tape) on each board's PCB silkscreen + matching label on the corresponding USB cable end. Mismatches between PCB label and cable label = stand-down until re-labeled.
5. **When a board is permanently retired or RMA'd**, do NOT recycle its letter. Increment to next available. Roster table preserves the retirement record (with `[retired]` marker).

Three-tier disambiguation roadmap

Per D132 (firing #67):

Tier	Method	Cost	Permanence	When
1	Sharpie / label tape on PCB + USB cable	Free	Will fade / peel	Now (recommended) . Unlocks all immediate work
2	Programmed-ID flash bitstream (e.g. unique LED pattern at boot)	Free; software-only	Survives power cycle	Once toolchain is fixed . Also doubles as lab-archaeology demo
3	<code>ftdi_eeeprom</code> reprogram of FT2232H EEPROM serial (BOARD-A / BOARD-B / ...)	~15 min/board, requires sudo	Permanent until re-flashed	Canonical professional lab-rig hygiene , once confirmed, all bitstreams ship with <code>--ftdi-serial BOARD-X</code> rather than <code>--busdev-num</code>

Pedagogical anchor

This roster is itself a teachable artifact:

- **CSA-101 / VCA-HW-101 Toolchain Diary entry candidate**, "How to keep multiple FPGA boards distinguishable on a single dev-rig" addresses a real-world pattern students will encounter in any non-trivial lab environment.
- **Architecture Comparison Sidebar candidate**, "USB device disambiguation across vendor practices" (Sipeed identical-serial-shipping vs. Digilent globally-unique-serial vs. Xilinx EEPROM-programmed serials).
- **Discovery-learning anchor**, Sipeed shipping all boards with the same FTDI serial is an instructive "real-world ambiguity" pattern; students discover the gap, learn the workarounds, internalize the canonical fix.

Other FPGAs on the same dev-rig (NOT Tang Nanos but enumerate alongside)

Roster scope here is Tang Nano boards specifically, but for orchestrator awareness:

Slot	USB enumeration on redbook	TTY	Live state
Ultra96 (Xilinx Zynq UltraScale+)	Bus 3 / Device 026 (port 3-2; native PYNQ-USB CDC bridge) + Bus 3 / Device 029 (port 3-1; Sipeed USB-JTAG-UART dongle attached)	<code>/dev/ttyACM0</code> (native CDC) + <code>/dev/ttyUSB2</code> (dongle JTAG) + <code>/dev/ttyUSB3</code> (dongle UART)	Running PYNQ Linux 3.0.1 + LiteX-VexRiscv firmware (per spec-ultra96 R1T7+ work); LiteX shell prompt reachable on <code>/dev/ttyUSB3</code>

Pedagogical anchor: this dev-rig has THREE distinct FPGA targets (Tang Nano 20K Board A + Board B + Ultra96) all enumerating at once. Disambiguation discipline is central, and **each FPGA has its OWN UART autonomous-validation primitive** per D139 doctrine. R-UART-1 generalizes to "any FPGA with USB-CDC = autonomous-validation target via expected-prompt observation."

Cross-references

- `handouts/cross-chapter-tang-nano-20k-board-reference.md`. Physical board / silicon spec (post-D119/D120 corrected baseline)
- `handouts/cross-chapter-sd-card-format-procedure.md`, SD card prep (Step 9 umount discipline)
- `peripheral-ip-pack/synth/tn20k-blink/D117-TRIAGE-MATRIX.md`. Debug archaeology
- `bitstream-archive/README.md`. Canon-NNN reference roster + R-UART-N progression
- **Memory:** `feedback_documentation_discipline.md` (every round captures decisions / pedagogy / supplements)

Captured 2026-05-01 firing #67 by virtue-academy-20260501-0728. Naming locked per Jon Signal decision ~08:24 ET. Atoms-side labels TBD. Recommended Tier 1 (sharpie) NOW.

© Virtus Cyber Academy. Generated 2026-05-08.