Register interest in a Virtus Academy course

11 courses are classroom-ready right now. Pick the one (or several) you'd want and email us. Each "Register interest in VCA-..." button below pre-fills the subject and a short prompt so you can send in under a minute.

We're gauging interest, not taking enrollments. Cohort timing follows demand, so the courses you tell us about get priority routing. We respond to every email.

Foundations 4 ready

The pipeline-entry track. Every Virtus Academy student starts here. The four Foundations courses move a student from no prior computer-science background to fluent in the shell, in Python, in basic networking, and in the historical context of the 6502 era. By the end of Foundations a student has the vocabulary, the tooling, and the muscle memory to enter any Part-II track without prerequisite gaps.

View full Foundations track →
VCA-SPK-101 Belt 1/5
Ready / Enroll interest

Sparking Curiosity

Pre-CSA-101 motivational on-ramp

No-prereq motivational on-ramp. Game emulators, ROM hacking, and the 6502 historical anchor on a laptop — no FPGA. The gateway course that makes a student ready to start CSA-101.

~50 hr Prereq: None (basic computer literacy)
VCA-SEC-101 Belt 2/5
Ready / Enroll interest

Cybersecurity Principles

11th Grade Fall — Cybersecurity literacy core

CIA triad, STRIDE threat modeling, OWASP Top 10, crypto literacy, coordinated disclosure. picoCTF as the weekly lab spine. Capstone: written explainer of a significant historical CVE.

~116 hr Prereq: NET-101 + FND-102

Hardware 2 ready

The Hardware track is where students go from "a CPU is a magic chip" to "this is a 6502 I built from NAND on my own FPGA." HW-101 lights the soldering iron; CSA-101 builds the silicon-arc from NAND through the 6502; CSA-201 extends to RV32I with virtual memory and protection rings. The track produces graduates who can take a board you hand them and tell you what every pin does.

View full Hardware track →
VCA-CSA-101 Belt 4/5
Flagship Ready / Enroll interest

Fundamentals of Computing Systems

11th Spring (bridge) or 12th Fall — Hardware-FPGA capstone

Build a working computer from NAND gates up. Twelve modules: logic, ALU, CPU, assembler, VM, compiler, OS — ending with a real application running on FPGA hardware the student designed. RV32I-Lite instruction set on a Tang Primer 25K. Petzold-anchored throughout. The deepest engineering deliverable in the catalog.

~155 hr Prereq: FND-101 + FND-102

Networking 1 ready

Three courses across the OSI stack. NET-101 builds the packet-analysis muscle most students never get; NET-201 walks the production routing and switching every networking engineer touches; NET-301 takes the student to carrier and datacenter scale. The track interleaves with the RE track on protocol-RE labs and the PT track on lateral-movement labs.

View full Networking track →

Penetration Testing 1 ready

Penetration testing as a workmanlike practice. PEN-101 walks the full kill chain from reconnaissance through post-exploitation on academy-hosted CTF targets. The lab discipline (write your own tools when commercial frameworks lie to you; document every step in a real client-facing report; map every finding to a CVE or a primitive) is the differentiator.

View full Penetration Testing track →
VCA-PEN-101 Belt 3/5
Ready / Enroll interest

Introduction to Penetration Testing

12th Grade — Offensive Stream

Full engagement lifecycle a professional pen tester executes: scoping, reconnaissance, enumeration, exploitation, privilege escalation, lateral movement, reporting. Capstone: five-day simulated engagement with client-style report.

~122 hr Prereq: SEC-101 + NET-101 + FND-102

Reverse Engineering 2 ready

Reverse engineering as the academy's flagship discipline. RE-011 is the gateway (binary structure, file formats, the static-analysis vocabulary); RE-101 takes the student through a real commercial target (the Motorola SB6141 cable modem) end-to-end; RE-201 caps with burst-radio signal RE in the SDR domain.

View full Reverse Engineering track →
VCA-RE-101 Belt 4/5
Flagship Ready / Enroll interest

Reverse Engineering of Embedded Systems

Flagship — graduate register, SB6141 capstone

Complete methodology for recovering design information, firmware, and crypto from commercial embedded systems without vendor source. PCB → SPI/I²C/UART/JTAG → SoC bring-up → firmware extraction → patch-and-reflash. Capstone: end-to-end RE of a Motorola SURFboard SB6141 cable modem.

~178 hr Prereq: Full pipeline or equivalent (RE-011 load-bearing)

Topical Modules 1 ready

Short single-week modules that complement the main tracks. Topical modules cover a specific CVE quartet, a single tooling deep-dive, or a current-events practitioner case. Students take them between full-length courses or as continuing-education refreshers.

View full Topical Modules track →
VCA-MINI-WIRESHARK-CVES-2026-05 Belt 2/5
Ready / Enroll interest

Wireshark / tshark RCE Quartet (May 2026)

Topical single-week module

Four 2026 Wireshark RCE CVEs (TLS dissector / SBC codec / two RDP dissector RCEs) used as anchor cases for packet-capture analysis, binary-diff RE, and dissector-engineering lab patterns. Single-week module; pairs with NET-101 + RE-101 + RE-201.

~6 hr Prereq: Packet-capture foundation (e.g. VCA-NET-101 or equivalent Wireshark UI familiarity)